Clik here to view.
Changes Ahead
By Gene Matter I recently attended a Workshop in Grenoble France with ARM, ST-Ericsson, ST, CEA-LETI and our Docea development and applications engineering staff. The WTC at Grenoble is next to the...
View ArticleClik here to view.
Easier Choices
By Gene Matter Years ago when I was an ATE engineer, I designed in-circuit emulators from the development environment to test microprocessor-based systems and debug test routines. The hardware...
View ArticleClik here to view.
TLM And Power Analysis
By Gene Matter Transaction-level modeling provides the system architect with the ability to analyze performance and system behavior much earlier in the design. A virtual platform can be constructed to...
View ArticleClik here to view.
Spreadsheets Are So 2012
By Gene Matter The key to successful power estimation of high-performance, low-power system design starts with having well-defined and flexible power models. Most system on chip (SoC) designs have a...
View ArticleThe Many Faces Of Low-Power Verification
By Ghislain Kaiser More and more electronic designs have become power-cautious. Power is a key factor in our beloved smartphones and tablets because they operate from a limited power source. Medical...
View Article
